.. |
altera-cvp.c
|
updating to mainline 4.14 rc4
|
2017-10-11 10:41:59 -04:00 |
altera-fpga2sdram.c
|
adding config files and moving kernel source
|
2017-08-20 19:28:05 -04:00 |
altera-freeze-bridge.c
|
adding config files and moving kernel source
|
2017-08-20 19:28:05 -04:00 |
altera-hps2fpga.c
|
reseting to stock 4.14 to rebuild kernel
|
2017-10-03 13:33:45 -04:00 |
altera-pr-ip-core-plat.c
|
adding config files and moving kernel source
|
2017-08-20 19:28:05 -04:00 |
altera-pr-ip-core.c
|
adding config files and moving kernel source
|
2017-08-20 19:28:05 -04:00 |
altera-ps-spi.c
|
reseting to stock 4.14 to rebuild kernel
|
2017-10-03 13:33:45 -04:00 |
fpga-bridge.c
|
adding config files and moving kernel source
|
2017-08-20 19:28:05 -04:00 |
fpga-mgr.c
|
adding config files and moving kernel source
|
2017-08-20 19:28:05 -04:00 |
fpga-region.c
|
reseting to stock 4.14 to rebuild kernel
|
2017-10-03 13:33:45 -04:00 |
ice40-spi.c
|
adding config files and moving kernel source
|
2017-08-20 19:28:05 -04:00 |
Kconfig
|
reseting to stock 4.14 to rebuild kernel
|
2017-10-03 13:33:45 -04:00 |
Makefile
|
updating to mainline 4.14.0-rc8
|
2017-11-05 21:38:20 -05:00 |
socfpga-a10.c
|
adding config files and moving kernel source
|
2017-08-20 19:28:05 -04:00 |
socfpga.c
|
adding config files and moving kernel source
|
2017-08-20 19:28:05 -04:00 |
ts73xx-fpga.c
|
adding config files and moving kernel source
|
2017-08-20 19:28:05 -04:00 |
xilinx-pr-decoupler.c
|
adding config files and moving kernel source
|
2017-08-20 19:28:05 -04:00 |
xilinx-spi.c
|
adding config files and moving kernel source
|
2017-08-20 19:28:05 -04:00 |
zynq-fpga.c
|
adding config files and moving kernel source
|
2017-08-20 19:28:05 -04:00 |